Highlights include:
Teaches the SVA lanaguage using simple easy-to-understand language.
- Teaches SVA semantics by examples.
Detailed discussion of SVA and assertion-based verification
- Identifying design areas that need assertions
- Applying SVA assertions to both simulation- and formal
Practical issues with SVA
• Describing design behavior in SVA
• Verifying protocol conformity
• Verifying data integrity
• Developing an effective functional coverage strategy
The Art of Verification with SystemVerilog Assertions (SVA) covers the essential elements of SVA with numerous, detailed examples. The book demonstrates how SVA can be harnessed to implement effective, assertion-based verification. It teaches the SVA language by explaining its usage in the context of practical verification issues.
SVA syntax and features are explained in a simple and very easy-to-understand language. The usage of each construct is illustrated with both simple examples and examples drawn from common verification problems. After SVA syntax and semantics are covered, they are used to develop an effective, assertion-based verification strategy for a real-world design.
0-9711994-1-8
